Print Page
Image is for illustrative purposes only. Please refer to product description.
Available to Order
Manufacturer Standard Lead Time: 14 week(s)
Notify me when back in stock
Quantity | Price (inc GST) |
---|---|
1+ | S$6.930 (S$7.5537) |
10+ | S$6.070 (S$6.6163) |
25+ | S$5.030 (S$5.4827) |
50+ | S$4.510 (S$4.9159) |
100+ | S$4.160 (S$4.5344) |
250+ | S$3.880 (S$4.2292) |
500+ | S$3.740 (S$4.0766) |
1000+ | S$3.670 (S$4.0003) |
Price for:Each
Minimum: 1
Multiple: 1
S$6.93 (S$7.55 inc GST)
Enter Your Part No/Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerRENESAS
Manufacturer Part No9ZXL0651AKLF
Order Code4076284
Technical Datasheet
Clock IC TypeClock Buffer
Frequency100MHz
No. of Outputs6Outputs
Supply Voltage Min3.135V
Supply Voltage Max3.465V
Clock IC Case StyleVFQFPN-EP
No. of Pins40Pins
Operating Temperature Min0°C
Operating Temperature Max70°C
Product Range-
Automotive Qualification Standard-
SVHCNo SVHC (21-Jan-2025)
Product Overview
9ZXL0651AKLF is 6-output DB800ZL derivative with integrated 85ohm terminations. It is a low-power 6-output differential buffer that meets all the performance requirements of the intel DB1200Z specification. It consumes 50% less power than standard HCSL devices and has internal terminations to allow direct connection to 85ohm transmission lines. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications. Application includes buffer for romley, grantley and purley servers, SSDs and PCIe.
- 40-pin VFQFPN package
- 6 – LP-HCSL output pairs with integrated terminations (Zo = 85ohm)
- 25MHz PFT clock delay management, QPI/UPI 9.6GT/s 12UI phase jitter <lt/> 0.2ps RMS
- Fixed feedback path for 0ps input-to-output delay, PCIe Gen3 phase jitter <lt/> 1.0ps RMS
- 6 OE# pins hardware control of each output, input-to-output delay variation <lt/> 50ps
- PLL or bypass mode, PLL can dejitter incoming clock
- Selectable PLL bandwidth minimizes jitter peaking in downstream PLLs
- Spread spectrum compatible, tracks spreading input clock for low EMI
- Cycle-to-cycle jitter <lt/> 50ps, output-to-output skew <lt/> 65ps
- Temperature range from 0°C to +70°C
Technical Specifications
Clock IC Type
Clock Buffer
No. of Outputs
6Outputs
Supply Voltage Max
3.465V
No. of Pins
40Pins
Operating Temperature Max
70°C
Automotive Qualification Standard
-
Frequency
100MHz
Supply Voltage Min
3.135V
Clock IC Case Style
VFQFPN-EP
Operating Temperature Min
0°C
Product Range
-
SVHC
No SVHC (21-Jan-2025)
Technical Docs (2)
Legislation and Environmental
Country of Origin:
Country in which last significant manufacturing process was carried outCountry of Origin:Taiwan
Country in which last significant manufacturing process was carried out
Country in which last significant manufacturing process was carried outCountry of Origin:Taiwan
Country in which last significant manufacturing process was carried out
Tariff No:85423990
US ECCN:EAR99
EU ECCN:NLR
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (21-Jan-2025)
Download Product Compliance Certificate
Product Compliance Certificate
Weight (kg):.0063